SW/openwrt
2
0
Fork 0
forked from Ivasoft/openwrt
Code Pull Requests Activity

lantiq: Configure the PCIe reset GPIO using OF

Browse Source 
After the latest pinctrl backports there are only 50 (instead of 56 as
before) GPIOs/pins exported (thus the first GPIO on VRX200 SoCs is now
462, before it was 456). This means that any hardcoded GPIOs have to be
adjusted.
This broke the PCIe driver (which seems to be the only driver which uses
hardcoded GPIO numbers), it only reports:
	ifx_pcie_wait_phy_link_up timeout
	ifx_pcie_wait_phy_link_up timeout
	ifx_pcie_wait_phy_link_up timeout
	ifx_pcie_wait_phy_link_up timeout
	ifx_pcie_wait_phy_link_up timeout
	pcie_rc_initialize link up failed!!!!!

To prevent more of these issues in the future we remove the hardcoded
PCIe reset GPIO definition and simply pass it via device-tree (like the
PCI driver does).

Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com>

SVN-Revision: 48285
This commit is contained in:
Felix Fietkau
2016-01-17 19:55:10 +00:00
parent 1204a1b1e5
commit 3f8a426056
2 changed files with 111 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
target/linux/lantiq/dts/vr9.dtsi
View File

@@ -175,6 +175,7 @@
interrupt-parent = <&icu0>;
interrupts = <161 144>;
compatible = "lantiq,pcie-xrx200";
gpio-reset = <&gpio 38 0>;
};
pci0: pci@E105400 {